A feasibility study of accelerating fault simulation by emulation on field programmable gate arrays (FPGAs) is described. 
Introduction
The increasing complexity of modern very large scale integration (VLSI) circuits has made test generation one of the most complicated and time-consuming problems in the domain of digital design. As the sizes of circuits grow, so do the test costs. Test costs include not only the time and resources spent for testing a circuit but also time and resources spent to generate appropriate test vectors. The most important subtask of any test generation approach is the suitability analysis of a given set of test vectors.
Fault simulation is the most often used way for that purpose. Efficient fault simulation algorithms for combinational circuits have been known for some time. However, it is the large sequential designs that drive the need for faster implementation (e.g. by hardware emulation).
As stated by representatives of the industry (e.g. the FPGA is assumed to be tested by the manufacturer. The goal of this paper is to speedup fault simulation mainly for applicationspecific integrated circuit (ASIC) and Systemon-Chip projects using FPGAs simply as a fast emulation environment. The use of built-in selftest (BIST) would simplify the component testing and the approach proposed in this paper can be used to select optimal BIST structures. 
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Fault insertion:
The main problem here was how to represent non-logic features, faults, in such a way that they can be synthesized using standard logic synthesis tools. Since most of the analysis is done using stuck-atone and a stuck-at-zero fault model, the use of multiplexers at fault points was the most obvious one. Also, since a single fault is analyzed at a time typically, decoders were introduced to activate faults (Fig. 2a) . The extra multiplexers will increase the gate count (_3-4 times) and will make the circuit slower Combining both approaches may be the best solution and a part of our future work is planned in that direction.
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Test vector generation: 3-WEIGHT WRBIST
we assume that the sequential CUT has primary and state inputs, and employs full-scan. Even though the proposed BIST TPG is applicable to scan designs with multiple scan chains, we assume that all primary and state inputs are driven by a single scan chain unless stated otherwise (application to multiple scan chains is discussed separately in Section V) only for clarity and convenience of illustration. A test cube is a test pattern that has unspecified inputs.
The detection probability of a fault is defined as the probability that a randomly generated test pattern detects the fault [1] . In the 3-weight WRBIST scheme, fault coverage for a random pattern resistant circuit is enhanced by improving detection probabilities of RPRFs; the detection probability of an RPRF is improved by fixing some inputs of the CUT to the values specified in a deterministic test cube for the RPRF.Agenerator or weight set is a vector that 
Experimental results
For the experiments, a with a VirtexE chip Experimental results for large industrial circuits demonstrate that the proposed TPG can significantly improve fault coverage of LFSR generated test sequences with low hardware overhead.
